



IS3 - Serial ATA III

This course covers SATA III

Objectives

- This course explains how SATA maintains compatibility with IDE software management .
- The hardware layer is detailed, including the analog part and Out-Of-Band signals operation.
- The FIS is analyzed in order to understand the dialog between Host Controller and mass storage device.
- The course clarifies the programming interface specified by the Advanced Host Controller Interface .
- The Gen3 physical layer specification and testing requirements are particularly detailed.
- The course describes the low power modes.
- It has been delivered several times to companies developing SoCs for wireless / consumer market.

Timing diagrams are taken from a PC implementing a SATA interface thanks to the Lecroy analyser.

A more detailed course description is available on request at ac6@ac6.fr

Prerequisites

- Experience of a serial bus like USB or Ethernet is recommended.

Course Environment

- Theoretical course
 - PDF material in English (printed for face-to-face); online over Teams.
 - Trainer assistance throughout.
- Each session starts with a trainee check-in.

Target Audience

- Any embedded systems engineer or technician with the above prerequisites.

Course Outline

Origins of the SATA interface

- Parallel ATA limitations
- Faster HDD access and logical block addressing (LBA)
- ATAPI for support of other peripheral devices
- Programmed Input / output, direct memory access (UDMA)
- Revisions of the SATA specification
- Compatibility with SAS

SATA architecture

- Architectural layering
- Hot plugging
- Port multiplier
- Usage model description

Physical layer

- Cable and connectors
- Analog front end
- Electrical signalling
- Separate point-to-point AC-coupled LVDS links
- Spread Spectrum Clocking
- Elastic buffer
- Loopback mode
- Test pattern requirements
- Testing Gen3
- Jitter considerations
- Explaining the various tests used to qualify transmitter and receiver

Out-of band and PHY power states

- COMRESET sequence
- COMINIT sequence
- COMWAKE sequence

Link layer

- 8b/10b coding
- Scrambling
- Primitives description and utilization
- Arbitration sequence
- FIS flow control
- Transitions to low power modes

ATA registers

- PATA emulation
- Interrupt virtualization

Transport layer

- Introduction to FIS transfer
- Interaction with Command layer
- Retry protocol

PHY interface for SATA 3 (pipe)

- Possible PIPE clocks and data bus widths
- Reset sequence
- Power management
- Changing signalling rate
- Error detection
- Loopback

Advanced host controller interface (ahci 1.3)

- System memory structures
- Native Command Queuing
- FIS-based switching
- Command completion coalescing
- Power management
- Interrupt management

- Data transfer operation
- Error reporting

Commands

- ATA-8 command set
- Reset protocol, diagnostic protocol, PIO protocol, DMA protocol, PACKET protocol
- First party DMA
- Boot sequence capture and analysis